



01. Block Diagram
02. System Setting
04. CPU(2)_MISC, JTAG, DDI, EDP
05. CPU(3)_DDR3L
06. CPU(4)_HSW POWER
08. CPU(6)_GND
09. CPU(7)_RESERVED
16. DDR3(1)_SO-DIMM0
17. DDR3(2)_SO-DIMM1
18. DDR3(3)_CA/DQ Voltage
20. PCH(1)_SATA, IHD, RTC
21. PCH(2)_CLK, SMB, LPC
22. PCH(3)_SYS PWR
23. PCH(4)_DP, PCI, CRT
24. PCH(5)_PCIE, NVRAM, USB
25. PCH(6)_CPU, GPIO, MISC
26. PCH(7)_POWER, GND
28. PCH(9)_SPI, SMB
30. EC_IT8587E/AX
31. TP / Keyboard
32. RST_Reset Circuit
33. LAN-RTL8111G/8106E
34. LAN_RJ45
36. AUDIO_ALC269
37. AUDIO_Combio JACK
40. CB(1)_AU6601
44. BUG_Debug
45. LVDS_output
46. DP to CRT IT6513
48. TV(1)_HDMI-4K2K
50. THERMAL / FAN
51. SATA HDD/ ODD
52. USB JACK
53. MINICARD_WLAN
56. LED_Indicator
57. Discharge
58. G-sensor
60. DC_DC/BAT CONN
62. NFC CONNECTOR
65. ME_CONN, Skew Hole
66. PWR BRD/ IO BRD
70. AMD_GPU-S3-PCIE
71. AMD_GPU-S3-HDMI/DAC/LVDS
72. AMD_GPU-S3-(1)MEM_CTRL_CHA
74. AMD_GPU-S3-STRAP_MISC
75. AMD_GPU-S3-(1)POWER/GND
76. AMD_GPU-S3-(2)DP POWER
77. AMD_GPU-S3-MEM_CHA
78. AMD_GPU-S3-MEM_CHB
79. AMD_GPU-S3-POWER FLOW
80. POWER_VCORE
81. POWER_SYSTEM
82. POWER_+1.05VS
83. POWER_DDR & VTT
84. POWER_1.8VS
86. POWER_1.5VS
87. POWER_VGA_VCORE_2PHASE
88. POWER_CHARGER
89. POWER_****
90. POWER_DETECT
91. POWER_LOAD SWITCH
92. POWER_PROTECT
93. POWER_SIGNAL

CASUG with Shark Bay ULT

BLOCK DIAGRAM




<Core Design>





<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	Sheet 2 of 103

Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	
Sheet		3 of 103







Vinafix.com

<Core Design>


Checklist: 470uF*2
Caps: reserfe 10uF*6

CPU: 1.4A, DIMM: 4.4A
Checklist: 2.2uF*4, 10uF*10



For High Limit

+VCORE 32A
Intel Checklist: used 30pcs(7pcs un-used)
Power side: 20pcs (4pcs un-used)
VGST: 30pcs (14pcs un-used)



<Core Design>


PEGATRON Title : CPU(4)_PWR

BG1/HW7 Engineer: *Fenix Chen*


Size	Project Name
------	--------------

Custom	CAS(C)UG
--------	-----------------

Date: Sunday, December 22, 2013 Sheet 6 of



<Core Design>		
Title		
<Title>		
Size C	Document Number CAS(C)UG	Rev 1.0
Date:	Sunday, December 22, 2013	Sheet 7 of 103



Vinafix.com




CFG strapping information: The CFG signals have a default value of '1'


CFG[3:0]: Reserved configuration lane. A test point may be placed on the board for these lanes.

CFG[4]: eDP enable


-1 = Disabled
-0 = Enabled

CFG[19:5]: Reserved configuration lanes.
A test point may be placed on the board for these lands.





<Core Design>			
Title			
<Title>			
Size	Document Number		Rev
C	CAS(C)UG		1.0
Date:	Sunday, December 22, 2013	Sheet 10 of 103	



<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	Sheet 11 of 103

Vinafix.com

<Core Design>		
Title		
<Title>		
Size C	Document Number CAS(C)UG	Rev 1.0
Date:	Sunday, December 22, 2013	Sheet 12 of 103

Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	
Sheet		13 of 103

Vinafix.com

Vinafix.com





Vinafix.com



Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	Sheet 14 of 103


Vinafix.com

<Core Design>			
Title			
<Title>			
Size	Document Number	Rev	
C	CAS(C)UG	1.0	
Date: Sunday, December 22, 2013		Sheet	15 of 103






M3: CPU driven VREF path is stuffed be default.
M1: VREF_DQ driven by a Voltage Divider Network during Processor power-off




Vinafix.com

Vinafix.com



Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	
Sheet		19 of 103








<Core Design>

PEGATRON Title: PCH(1).SATA,HDA,RTC

Size: Custom Project Name: CAS(C)UG Rev: 1.0

Date: Sunday, December 22, 2013 Sheet: 20 of 103


Engineer: Fenix Chen



A 10 K \pm 5% external pull-up resistor required to core rail, but the corresponding CLKREQ# function can be disabled by means of the Intel ME FW.

If CLKREQ# control is not needed, say for a free running clock, do not pulldown signal to GND. This will increase leakage in Sx states.




Vinafix.com




<Core Design>

PEGATRON Title : PCH(2)_PCIE,CLK,SWR

Engineer: Fenix Chen
Size: Custom Project Name: CAS(C)UG
Date: Sunday, December 22, 2013 Sheet: 21 of 103






Vinafix.com



<Core Design>

PEGATRON		Title : PCH(4)_DP,LVDS,CRT	
BG1/HW7		Engineer: Fenix Chen	
Size B	Project Name CAS(C)UG	Rev 1.0	
Date: Sunday, December 22, 2013		Sheet 23	of 103






BIOS Rev. SKU


ID2	ID1	ID0	PCB Rev.
0	0	0	R1.0
0	0	1	R1.1
0	1	0	R2.0
0	1	1	R2.1
1	0	0	TBD
1	0	1	TBD
1	1	0	TBD
1	1	1	TBD

un-used	un-used	CA W/O			un-used	CA W/O					
PCB_ID3	PCB_ID4	PCB_ID5	PCB_ID6	PCB_ID7	PCB_ID8	PCB_ID9	PCB_ID10	PCB_ID11	PCB_ID12	PCB_ID13	
1: Standard	1: Premium	1: USB3.0*2	1: HDMI	1: Zero_ODD	1: PX_UMA	1: S&M	1: S&C	1: eDP	1: VRAM 1GHz	1: PX W/NON-IL	
0: Entry	0: Mainstream	0: USB3.0*1	0: No HDMI	0: Non Zero_ODD	0: DSC	0: NoS&M	0: No S&C	0: LVDS	0: VRAM 900M	0: UMA W/IL	
								PCB_ID14	PCB_ID15	PCB_ID16	
								1: 2 SPIN	1: PS2+SMB+I2C	1: Non-KB_LED	
								0: 1 SPIN	0: PS2	0: KB_LED	





+3VSUS_ORG


TLS CONFIDENTIALITY Strap information:
DISABLED = EMPTY R2519 (DEFAULT)
ENABLED = STUFF R2519
R2519 1 2 10KOhm HOST_ALERT#_R
R2521 1 2 10KOhm GPIO8
R2530 1 2 10KOhm NFC_RESET
R2540 1 2 10KOhm PM_LANPHY_EN
R2540: Stuff -> non Intel LAN
No stuff -> Intel LAN (Pull up on chip side)




GPIO need to pull high to power with 10Kohm if unused



20131129: Changed.



20131011: remove RTD3_SATA1_PWR# Spindle (CA only)




20131003: Follow UMA and reserver it.




20131201: Change to 0603



reserve for Audio De-Pop solution







Vinafix.com


<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	
	Sheet	27 of 103

PCH SPI ROM



Vinafix.com





PCH SMBus




Vinafix.com



<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	Sheet 29 of 103

Vinafix.com






for layout routing




20131014: remove 75 Ohm pull-L for un-used L_CMT2/3 in 10/100 cable




Vendor Recommend for EMI/ESD

20131113 follow EMI request for layout



Place near chassis GND




<Core Design>

PEGATRON		Title : RJ45	
BG1/HW7		Engineer: Fenix Chen	
Size	Project Name	CAS/CJUG	Rev
Custom	P/N		1.0
Date: Sunday, December 22, 2013		Sheet	34 of 103


Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	
	Sheet	35 of 103



Speaker Pin	PIN 5	PIN 3
Schematic Pin	HARMAN_DET2	ONKYO_DET1
Harman Kardon	0	1
Onkyo	1	0
No Brand	1	1
Reserved	0	0

AMP De-Pop Control circuit



Vinafix.com



20131203: For 3 Pole MIC

<Core Design>

PEGATRON		Title :	COMBO_JACK
BG1/HW7		Engineer:	Mike Pan
Size A	Project Name CAS(C)UG		Rev 1.0
Date: Sunday, December 22, 2013		Sheet	37 of 103


Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	
Sheet		38 of 103






Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	
Sheet		39 of 103

Power Source




From System's PCIE interface




SVID/SSID	R4018	R4019	R4020
1179/F940(VG20)	0	0	N/A
1179/F900(CA10)	0	N/A	0

(Default)



20131017: Refresh Parts for 4vias



20131118: Close to U4002

Vinafix.com


<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	Sheet 41 of 103

Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	
Sheet		42 of 103

Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	Sheet 43 of 103




<Core Design>

PEGATRON		Title : BUG_Debug	
BG1/HW7		Engineer: Fenix Chen	
Size A	Project Name CAS(C)UG		Rev 1.0
Date: Sunday, December 22, 2013		Sheet 44 of 103	

Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	Sheet 47 of 103




Vinafix.com

<Core Design>


PEGATRON		Title : HDMI-4K2K	
BG1/HW7		Engineer: Fenix Chen	
Size B	Project Name CAS(C)UG		Rev 1.0
Date: Sunday, December 22, 2013		Sheet 48 of 103	

Vinafix.com



<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	Sheet 49 of 103







U5003 Close to GPU
3.0V~5.5V
Max: 1mA



only for AMD GPU



Vinafix.com



[illegible]

20 SATA_TXP1 C5122 25P ODD 1 2 0.01U/50V SATA_TXP# C S1

20 SATA_TXN1 C5123 25P ODD 1 2 0.01U/50V SATA_TXN# C S3

20 SATA_RXN1 C5124 25P ODD 1 2 0.01U/50V SATA_RXN# C S4

20 SATA_RXP1 C5125 25P ODD 1 2 0.01U/50V SATA_RXP# C S5

20 SATA_ODD_PRST# RS105 @Z00D 1 2 00hm SATA_ODD_PRST# R P1

20 SATA_ODD_DA# +5V5_0DD SATA_ODD P2

20 SATA_ODD_DB# P3

20 SATA_ODD_DC# P4

20 SATA_ODD_DD# P5

20 SATA_ODD_DE# P6

20 SATA_ODD_DF# P7

20 SATA_ODD_DG# P8

20 SATA_ODD_DH# P9

20 SATA_ODD_DI# P10

20 SATA_ODD_DJ# P11

20 SATA_ODD_DK# P12

20 SATA_ODD_DL# P13

20 SATA_ODD_DM# P14

20 SATA_ODD_DN# P15

20 SATA_ODD_DO# P16

20 SATA_ODD_DP# P17

20 SATA_ODD_DQ# P18

20 SATA_ODD_DR# P19

20 SATA_ODD_DS# P20

20 SATA_ODD_DT# P21

20 SATA_ODD_DU# P22

20 SATA_ODD_DV# P23

20 SATA_ODD_DW# P24

20 SATA_ODD_DX# P25

20 SATA_ODD_DY# P26

20 SATA_ODD_DZ# P27

20 SATA_ODD_EA# P28

20 SATA_ODD_EB# P29

20 SATA_ODD_EC# P30

20 SATA_ODD_ED# P31

20 SATA_ODD_EE# P32

20 SATA_ODD_EF# P33

20 SATA_ODD_EG# P34

20 SATA_ODD_EH# P35

20 SATA_ODD_EI# P36

20 SATA_ODD_EJ# P37

20 SATA_ODD_EK# P38

20 SATA_ODD_EL# P39

20 SATA_ODD_EM# P40

20 SATA_ODD_EN# P41

20 SATA_ODD EO# P42

20 SATA_ODD_EO# P43

20 SATA_ODD_EO# P44

20 SATA_ODD_EO# P45

20 SATA_ODD_EO# P46

20 SATA_ODD_EO# P47

20 SATA_ODD_EO# P48

20 SATA_ODD_EO# P49

20 SATA_ODD_EO# P50

20 SATA_ODD_EO# P51

20 SATA_ODD_EO# P52

20 SATA_ODD_EO# P53

20 SATA_ODD_EO# P54

20 SATA_ODD_EO# P55

20 SATA_ODD_EO# P56

20 SATA_ODD_EO# P57

20 SATA_ODD_EO# P58

20 SATA_ODD_EO# P59

20 SATA_ODD_EO# P60

20 SATA_ODD_EO# P61

20 SATA_ODD_EO# P62

20 SATA_ODD_EO# P63

20 SATA_ODD_EO# P64

20 SATA_ODD_EO# P65

20 SATA_ODD_EO# P66

20 SATA_ODD_EO# P67

20 SATA_ODD_EO# P68

20 SATA_ODD_EO# P69

20 SATA_ODD_EO# P70

20 SATA_ODD_EO# P71

20 SATA_ODD_EO# P72

20 SATA_ODD_EO# P73

20 SATA_ODD_EO# P74

20 SATA_ODD_EO# P75

20 SATA_ODD_EO# P76

20 SATA_ODD_EO# P77

20 SATA_ODD_EO# P78

20 SATA_ODD_EO# P79

20 SATA_ODD_EO# P80

20 SATA_ODD_EO# P81

20 SATA_ODD_EO# P82

20 SATA_ODD_EO# P83

20 SATA_ODD_EO# P84

20 SATA_ODD_EO# P85

20 SATA_ODD_EO# P86

20 SATA_ODD_EO# P87

20 SATA_ODD_EO# P88

20 SATA_ODD_EO# P89

20 SATA_ODD_EO# P90

20 SATA_ODD_EO# P91

20 SATA_ODD_EO# P92

20 SATA_ODD_EO# P93

20 SATA_ODD_EO# P94

20 SATA_ODD_EO# P95

20 SATA_ODD_EO# P96

20 SATA_ODD_EO# P97

20 SATA_ODD_EO# P98

20 SATA_ODD_EO# P99

20 SATA_ODD_EO# P100

20 SATA_ODD_EO# P101

20 SATA_ODD_EO# P102

20 SATA_ODD_EO# P103

20 SATA_ODD_EO# P104

20 SATA_ODD_EO# P105

20 SATA_ODD_EO# P106

20 SATA_ODD_EO# P107

20 SATA_ODD_EO# P108

20 SATA_ODD_EO# P109

20 SATA_ODD_EO# P110

20 SATA_ODD_EO# P111

20 SATA_ODD_EO# P112

20 SATA_ODD_EO# P113

20 SATA_ODD_EO# P114

20 SATA_ODD_EO# P115

20 SATA_ODD_EO# P116

20 SATA_ODD_EO# P117

20 SATA_ODD_EO# P118

20 SATA_ODD_EO# P119

20 SATA_ODD_EO# P120

20 SATA_ODD_EO# P121

20 SATA_ODD_EO# P122

20 SATA_ODD_EO# P123

20 SATA_ODD_EO# P124

20 SATA_ODD_EO# P125

20 SATA_ODD_EO# P126

20 SATA_ODD_EO# P127

20 SATA_ODD_EO# P128

20 SATA_ODD_EO# P129

20 SATA_ODD_EO# P130

20 SATA_ODD_EO# P131

20 SATA_ODD_EO# P132

20 SATA_ODD_EO# P133

20 SATA_ODD_EO# P134

20 SATA_ODD_EO# P135

20 SATA_ODD_EO# P136

20 SATA_ODD_EO# P137

20 SATA_ODD_EO# P138

20 SATA_ODD_EO# P139

20 SATA_ODD_EO# P140

20 SATA_ODD_EO# P141

20 SATA_ODD_EO# P142

20 SATA_ODD_EO# P143

20 SATA_ODD_EO# P144

20 SATA_ODD_EO# P145

20 SATA_ODD_EO# P146

20 SATA_ODD_EO# P147

20 SATA_ODD_EO# P148

20 SATA_ODD_EO# P149

20 SATA_ODD_EO# P150

20 SATA_ODD_EO# P151

20 SATA_ODD_EO# P152

20 SATA_ODD_EO# P153

20 SATA_ODD_EO# P154

20 SATA_ODD_EO# P155

20 SATA_ODD_EO# P156

20 SATA_ODD_EO# P157

20 SATA_ODD_EO# P158

20 SATA_ODD_EO# P159

20 SATA_ODD_EO# P160

20 SATA_ODD_EO# P161

20 SATA_ODD_EO# P162

20 SATA_ODD_EO# P163

20 SATA_ODD_EO# P164

20 SATA_ODD_EO# P165

20 SATA_ODD_EO# P166

20 SATA_ODD_EO# P167

20 SATA_ODD_EO# P168

20 SATA_ODD_EO# P169

20 SATA_ODD_EO# P170

20 SATA_ODD_EO# P171

20 SATA_ODD_EO# P172

20 SATA_ODD_EO# P173

20 SATA_ODD_EO# P174

20 SATA_ODD_EO# P175

20 SATA_ODD_EO# P176

20 SATA_ODD_EO# P177

20 SATA_ODD_EO# P178

20 SATA_ODD_EO# P179

20 SATA_ODD_EO# P180

20 SATA_ODD_EO# P181

20 SATA_ODD_EO# P182

20 SATA_ODD_EO# P183

20 SATA_ODD_EO# P184

20 SATA_ODD_EO# P185

20 SATA_ODD_EO# P186

20 SATA_ODD_EO# P187

20 SATA_ODD_EO# P188

20 SATA_ODD_EO# P189

20 SATA_ODD_EO# P190

20 SATA_ODD_EO# P191

20 SATA_ODD_EO# P192

20 SATA_ODD_EO# P193

20 SATA_ODD_EO# P194

20 SATA_ODD_EO# P195

20 SATA_ODD_EO# P196

20 SATA_ODD_EO# P197

20 SATA_ODD_EO# P198

20 SATA_ODD_EO# P199

20 SATA_ODD_EO# P200

20 SATA_ODD_EO# P201

20 SATA_ODD_EO# P202

20 SATA_ODD_EO# P203

20 SATA_ODD_EO# P204

20 SATA_ODD_EO# P205

20 SATA_ODD_EO# P206

20 SATA_ODD_EO# P207

20 SATA_ODD_EO# P208

20 SATA_ODD_EO# P209

20 SATA_ODD_EO# P210

20 SATA_ODD_EO# P211

20 SATA_ODD_EO# P212


20 SATA_ODD_EO# P213

20 SATA_ODD_EO# P214

20 SATA_ODD_EO# P215

20 SATA_ODD_EO# P216




20 SATA_ODD_E



For ME request for use same cable with Z710

BG1/HW7		Engineer:	
Size C	Project Name CAS(C)UG	Rev 1.0	
Date: Sunday, December 22, 2013	Sheet	E1	of 102

USB 3.0 (USB 2.0 colay) ports x 1 Left_UP




USB 3.0 ports x 1 with Sleep & Charge Left_Down

TPS2544 Device True Table



Sleep & Charge function Setting	State	Charging Mode	Wake up	CHGCB0#	CHGCB1#	ILIM_SEL	USBSLP_EN	Backup
Auto Mode	S0	CDP	NA	1	1	1	1	Wake up by KB/MS at S3 state
	S3-S5	DCP Auto	NA	0	1	1	1	
Alternative Mode	S0	CDP	NA	1	1	1	1	Wake up by KB/MS at S3 state
	S3-S5	DCP Auto	NA	0	1	1	1	
Disable	S0	CDP	NA	1	1	1	1	Wake up by KB/MS at S3 state
	S3	SDP	Enable wake up	1	1	0	1	
	S4/S5	Discharge	Disable wake up	1	1	0	0	

Tod's spec



Battery Charge mode	
Apple 1.0A mode	Yes
DCP mode	Yes
Apple 2.0A mode	Yes







USBSLP / NON_USBSLP



PLACE ESD Diodes near USB Connector



Vinafix.com





Vinafix.com


<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	Sheet 54 of 103

Vinafix.com

<Core Design>		
Title		
<Title>		
Size C	Document Number CAS(C)UG	Rev 1.0
Date:	Sunday, December 22, 2013	Sheet 55 of 103




PEGATRON		Title : LED	
BG1/HW7		Engineer: Fenix Chen	
Size A	Project Name CAS(C)UG		Rev 1.0
Date: Sunday, December 22, 2013		Sheet 56	of 103



Remove +3V, +1.35V, +0.675VS, +1.5VS, +1.05VS, +12VS, +VCORE
discharge circuit for more space
20131014

Vinafix.com



Vinafix.com

<Core Design>

PEGATRON Title : DSG_Discharge

BG1/HW7 Engineer: Fenix Chen

Size	Project Name	Rev
Custom	CAS(C)UG	1.0

Date: Sunday, December 22, 2013 Sheet 57 of 103



Vinafix.com


<Core Design>		
Title		
<Title>		
Size C	Document Number CAS(C)UG	Rev 1.0
Date:	Sunday, December 22, 2013	Sheet 58 of 103

Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	Sheet 99 of 103

The diagram illustrates the D/A Dock In circuit. A 4-pin connector J6002 (WAFER_HD_1X4P) is connected to a D/A Dock In signal. The signal line passes through a 0.1uF/25V capacitor (C6004) and a 10uF/25V capacitor (C6005) in parallel, which are connected to ground. An EMI request for C6005 is indicated.






Vinafix.com

Vinafix.com

<Core Design>


PEGATRON		Title : Touch Panel Conn	
BG1/HW7		Engineer: Fenix Chen	
Size	Project Name		Rev
Custom			1.0
Date: Sunday, December 22, 2013		Sheet	61 of 103

Infineon TPM 9660 and 9665 Co-lay



<Core Design>			
PEGATRON		Title : TPM Chip	
BG1/HW7		Engineer: Fenix Chen	
Size B	Project Name CAS/CJUG		Rev 1.0
Date: Sunday, December 22, 2013		Sheet 62	of 103

NFC I2C only for Shark Bay platform








Vinafix.com


Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	
Sheet		64 of 103


PCB SCREW HOLE




PCB Tooling HOLE




PCB Sharding PAD




BGA E/H CPU NUTx4



VGA NUTx2



B/F TOP/BOT



Vinafix.com

Vinafix.com

<Core Design>

PEGATRON		Title ME_CONN,Skew Hole	
		Engineer: Fenix Chen	
Size B	Project Name CAS(C)UG		Rev 1.0
Date: Sunday, December 22, 2013		Sheet 65 of 103	

Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	
Sheet		67 of 103

Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	CAS(C)UG	1.0
Date:	Sunday, December 22, 2013	Sheet 68 of 103

<Core Design>

Title

<Title>

Size
BDocument Number
CAS(C)UG


Rev	1.0
-----	-----

Date: Sunday, December 22, 2013 Sheet 69 of 103

x4 link: two connection options (both TX and RX) supported:


Root		GPU	OR	Root		GPU
0	->	0		0	->	7
1	->	1		1	->	6
2	->	2		2	->	5
3	->	3		3	->	4

APU PCIE_TX signal connect to GPU_PCIE_RX signal.



07001A

APU PCIE_RX signal connect to GPU_PCIE_TX signal.



20131011: SHB-U/BDW-U all support up to PCIe-Gen2
AC coupling changed to 0.1uF

PCI EXPRESS INTERFACE

Freq. : 100M Hz (+/- 300ppm)



GLOCK
PCIE_REFCLKP
PCIE_REFCLKN

TEST_PG

PERSTB

PRO-S3
02V050000023

CALIBRATION

PCIE_CALR_TX

PCIE_CALR_RX

+0.95VS_VGA




25,50,71 DGPU_HOLD_RST#


22,30,32,33,40,50,53,62,63 BUF_PLT_RST#

20131001: link to platform reset



PEGATRON Title : GPU-PCIE	
BG1/HW7 Engineer:	
Size Custom	Project Name CAS(C)UG
Date: Sunday, December 22, 2013	Sheet 70 of 103




C7201, C7202
Follow Checklist



DRAM_RST follow up checklist suggestion



Check list need reserve it for debug



Vinafix.com


PEGATRON		Title : GPU-MEM_CTRL_CHA	
BG1/HW7		Engineer:	
Size B	Project Name CAS/CJUG	Rev 1.0	
Date: Sunday, December 22, 2013		Sheet 72 of 103	

Vinafix.com


PEGATRON			Title : GPU-MEM_CTRL_CHB		
BG1/HW7			Engineer:		
Size A	Project Name CAS(C)UG				Rev 1.0
Date: Sunday, December 22, 2013		Sheet 73		of 103	

+1.8VS_VGA +1.8VS_VGA 57,71,75,76,86,87


PS_0




PS_1



PS_2



PS_3



PS_* config	Bits[5,4,3,2,1]
PS_0	1 1 0 0 1
PS_1	0 1 0 0 0
PS_2	1 1 0 0 0
PS_3	1 1 1 1 0

Intel SHB-U/BDW-U support up to PCIe-Gen2
PS_1[5:1]=01000
Follow 2014 VRAM List

Capacitor Value	Bits[5:4]
680nF	00
82nF	01
10nF	10
NC	11

680nF	1A20-0319600
82nF	1A20-030D600
10nF	1A20-0062100

R_pu(Ω)	R_pd(Ω)	Bits[3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

0402 1% resistors are required

2014 VRAM List

Memory ID Board Straps


Vendor	PS_3[3:1]	ID	DDR3 Memory Type	VRAM Vendor Part	part number	R7432 R_pu	R7437 R_pd
Hynix	V 000	0	128M*16*4 pcs(1GB)	H5TC2G63FFR-11C (1800Mbps)	0315-012L0TB	NC	4750
	V 001	1	256M*16*4 pcs(2GB)	H5TC4G63AFR-11C (1800Mbps)	0315-01110TB	8450	2000
Samsung	010	2	128M*16*4 pcs(1GB)	K4W2G1646Q-BC1A (1866Mbps)	0315-01550TB	4530	2000
	011	3	256M*16*4 pcs(2GB)	K4W4G1646D-BC1A (1866Mbps)	0315-015P0TB	6980	4990
	100	4				4530	4990
Micron	101	5				3240	5620
	V 110	6	128M*16*4 pcs(1GB)	MT41K128M16JT-107G-K (1800Mbps)	0315-00YF0TB	3400	10000
	V 111	7	256M*16*4 pcs(2GB)	MT41K256M16HA-107G-E (1800Mbps)	0315-00X90TB	4750	NC

Jet/Topaz PIN STRAPS

MLPS Bit	Starp Name	Description
PS_0[1] PS_0[2] PS_0[3]	ROM_CONFIG[0] ROM_CONFIG[1] ROM_CONFIG[2]	If BIOS_ROM_EN = 1, ROM_CONFIG[2:0] define the ROM type. V If BIOS_ROM_EN = 0, ROM_CONFIG[2:0] define the primary memory-aperture size. Refer to current databooks for details
PS_0[4]	N/A	Reserved for internal use only. Must be 1 at reset.
PS_0[5]	AUD_PORT_CONN_PINSTRAP[0]	The LSB (least significant bit) of the strap option that indicates the number of audio-capable display outputs.
PS_1[1]	BIF_GEN3_EN_A	Re-defined strap to indicate PCIeR GEN3 capability. 1 = PCIeR GEN3 is supported. V 0 = PCIeR GEN3 is not supported.
PS_1[2]	BIF_CLK_PM_EN	PCIe Clk PM capability: 1 = CLKREQB supported V 0 = CLKREQB not supported
PS_1[3]	N/A	Reserved for internal use only. Must be 0 at reset.
PS_1[4]	TX_PWRS_ENB	Transmitter (Tx) power savings enable. 0 = 50% Tx output swing. V 1 = Full Tx output swing.
PS_1[5]	TX_DEEMPH_EN	PCI EXPRESSR transmitter, de-emphasis enable. V 0 = Tx deemphasis disabled. 1 = Tx deemphasis enabled.
PS_2[1]	N/A	Reserved. Set to 0 or 1
PS_2[2]	N/A	Reserved. Set to 0 or 1
PS_2[3]	BIOS_ROM_EN	To enable the external BIOS ROM device. V 0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device.
PS_2[4]	VGA_DIS	VGA Interface disable determines whether or not the card will be recognized as the system's VGA controller. V 0 = VGA controller capacity enabled 1 = The device will not be recognized as the system's VGA controller.
PS_2[5]	N/A	Reserved. Set to 0 or 1
PS_3[1] PS_3[2] PS_3[3]	BOARD_CONFIG[0] BOARD_CONFIG[1] BOARD_CONFIG[2]	Board configuration related strapping (such as memory ID).
PS_3[4] PS_3[5]	AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[2]	Together with PS_0[5] form the three-bit strap option to indicate the number of audio-capable display outputs. In a given ASIC there are as many endpoints as there are digital display outputs, though not all outputs are audio capable. V 111 = No usable endpoints. 110 = One usable endpoint. 101 = Two usable endpoints. 100 = Three usable endpoints. 011 = Four usable endpoints. 010 = Five usable endpoints. 001 = Six usable endpoints. 000 = All endpoints are usable.
AUD[1] AUD[0]	HSYNC VSYNC (Internal PD) not support Jet	AUD[1:0]: V 00 - No audio function; 01 - Audio for DisplayPort only; 10 - Audio for DisplayPort and HDMI if adapter is detected; 11 - Audio for both DisplayPort and HDMI. HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.

+0.95VS_VGA
+1.8VS_VGA

+0.95VS_VGA 57,70,75,86
+1.8VS_VGA 57,71,74,75,86,87



PEGATRON Title : GPU-DP POWER

BG1/HW7

Engineer:

Size
A

Project Name

CAS(C)UG

Rev
1.0


Date: Sunday, December 22, 2013

Sheet 76 of 103

Vinafix.com


PEGATRON		Title : GPU-MEM CHB	
BG1/HW7		Engineer:	
Size B	Project Name CAS(C)UG		Rev 1.0
Date: Sunday, December 22, 2013		Sheet 78	of 103

AMD Jet/Topaz Power Rail/Power Sequence





UPDATED

POWER UP RESET SEQUENCE (COLD BOOT)




Crescent Bay 15W CPU


Reserved for compensating IOUT Accuracy
Put R8036 and R8035, R8037 close to R8024








R8001, R8002, R8004, R8005 are putted together
and The R8005 closes to L8000



For Terraira IPDIM test



VR_HOT is adopted, if R8008 and C8018 are stuffed




VCORE(15W)	:10A
TDC	:14A
Frequency	:1.2MHz
PWR Cap.	:264uF (22uF * 12 PCS)
EE Cap.	: --uF (22uF * 0 PCS)
Total Cap.	:264uF (22uF * 12 PCS) => as follow OSR Setting

Enable	R8027	R8029	Number of Cap. (PWR + EE)
OSR	20Kohm	100Kohm	22uF/6.3V/0805
ON	20Kohm	100Kohm	≥ 10
OFF	20Kohm	@	≥ 12

Number of Cap. is depended on measured results
Please verify and keep the design margin of "Overshoot" and "Ripple" ≥15%
Related reference:
\\19.195.65.166\power\9.Everest Project\2014 Everest\Test Report

Pegatron		Title : POWER_VCORE	
Engineer: Adams Lin			
Size	Project Name	CACUG/CASUG	Rev
Customer			1.0
Date: 2014.05.20	Drawn: 2014.05.20	Check: 2014.05.20	Rev: 1.0

Vinafix.com



◀Core Design▶


PEGATRON Title : POWER_SYSTEM

Engineer: **Adams Lin**

Size	Project Name	Rev
Custom	CACUG/CACSG	1.0


Date: Sunday, December 22, 2013 Sheet 81 of 103

+1.05VS POWER SUPPLY




```
+1.05V0
TDC          :1.9432A
Frequency    :1MHz
PWR Cap.     :44uF
Total Cap.   :44uF
```

DDR & VTT POWER SUPPLY



1.5VS POWER SUPPLY




Vinafix.com

<Core Design>			
PEGATRON		Title : POWER_+1.5V	
		Engineer: Adams Lin	
Size	Project Name		Rev
B	CACUG/CACSG		1.0
Date: Sunday, December 22, 2013		Sheet	84 of 103

Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	<Doc>	<Rev Code>
Date:	Sunday, December 22, 2013	Sheet 85 of 103

Vinafix.com (0.334A)



VGA_CORE POWER SUPPLY

18W	18W
Jet	Topaz
SVID	SVID
Voltage Level 3.3V	Voltage Level 1.8V

Jet (S3) PRO (18W)
VDDC & VDDCI Merged: 0.8V ~ 1.075V
TDC: 21A EDC: 31.5A
Load Line: N/A OCP: 40.95A
DC Tol: +/- 3%
AC Tol: +/- 5%

Split VDDCI: 4.5A => Merged VDDCI: ? A

Topaz (S3) XT (18W)
VDDC & VDDCI Merged: 0.8V ~ 1.1V
TDC: 24A EDC: 36A
Load Line: N/A OCP: 46.8A
DC Tol: +/- 3%
AC Tol: +/- 5%

Flow into VDDCI: ? A

1 Phase -> Chock 0.36uH 064T/DCR 1.4mohm
2 Phase -> Chock 0.47uH 063T/DCR 4.2mohm

2-Bit Boot VID Code :

SVC	SVD	Output Voltage (V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

SIRA14:Rdson MAX 8.5 mOHM

RT8880AGW FREQ SET : 350K Hz

Jet/Topaz 18W

+VGA_VCORE_O
TDC : 19.2A
Frequency : 350KHz
PWR Cap. : 940uF
Total Cap. : 940uF
ESR : 3mOHM

<Core Design>


PEGATRON Title : +VDDC_VGA

Engineer: Adams Lin

Size	Project Name	Custom
Date	Sunday, December 22, 2013	CACUG/CACSG
Sheet	87	of 103
Rev	1.0	

BATTERY CHARGER

Adapter 90W=4.74A
Adapter 65w=3.42A



Vinafix.com

<Core Design>

PEGATRON Title : **POWER_CHARGER**

Engineer: **Adams Lin**

Size Project Name **CACUG/CACSG** Rev

Custom 1.0

Date: Sunday, December 22 2013 Sheet 88 of 103


	5	4	3	2	1	
D						D
C						C
B						B
A						A
	5	4	3	2	1	

Vinafix.com

<Core Design>

PEGATRON		Title :POWER_N/A	
Engineer:			
Size A	Project Name		Rev 1.1
Date: Sunday, December 22, 2013		Sheet 89 of 103	


BATTERY IN DETECT




Vinafix.com

<Core Design>			
PEGATRON		Title : POWER_DETECT	
		Engineer: Adams Lin	
Size	Project Name	Rev	
Custom	CACUG/CACSG	1.1	
Date: Sunday, December 22, 2013		Sheet	90 of 103


SUSB#_PWR POWER



SUSC#_PWR POWER




VGA_VRON_PWR_PWR POWER




Vinafix.com


SUSB#_PWR POWER Control



SUSC#_PWR POWER Control



DSC_VGA_PWR POWER Control



<Core Design>


PEGATRON Title :POWER_LOAD SWITCH

Engineer: Adams Lin


Size C Project Name CACUG/CACSG Rev 1.0

Date: Sunday, December 22, 2013 Sheet 91 of 103

POWER GOOD DETECTOR





Vinafix.com




<Core Design>

PEGATRON		Title : POWER_PROTECT	
		Engineer: Adams Lin	
Size	Project Name	Rev	
Custom	CACUG/CACSG	1.0	
Date:	Sunday, December 22, 2013	Sheet	92 of 103




FOR POWER TEST



<Core Design>

PEGATRON		Title : POWER_SIGNAL	
		Engineer: Adams Lin	
Size Custom	Project Name CACUG/CACSG		Rev 1.0
Date: Sunday, December 22, 2013		Sheet 93	of 103



Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	<Doc>	<Rev Code>
Date:	Sunday, December 22, 2013	
	Sheet	95 of 103

Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	<Doc>	<Rev Code>
Date:	Sunday, December 22, 2013	Sheet 96 of 103

Vinafix.com


























<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	<Doc>	<Rev Code>
Date:	Sunday, December 22, 2013	Sheet 97 of 103

Vinafix.com

<Core Design>		
Title		
<Title>		
Size	Document Number	Rev
C	<Doc>	<Rev Code>
Date:	Sunday, December 22, 2013	
Sheet		98 of 103

Vinafix.com

<Core Design>			
Title			
<Title>			
Size	Document Number	Rev	
C	<Doc>	<Rev Code>	
Date:	Sunday, December 22, 2013	Sheet	99 of 103






U4801	BOM Optional	PIN
PS8201A	/ALS	0208-000V000
PS8401A	/ALS + ALS8401	0208-0015000

Pin #	Name	PS8201A	PS8401A
12	+1.5V	NC	Connected to +1.5V
13	GND	NC	Connected to GND
14	ISST	NC	Pin see below table
17	+3V	NC	Connected to +3.3V

Compatible design for PS8201A and PS8401A

DCIN_EN : DC coupling enable; Internal pull down at ~150k Ω , 3.3V I/O.
L1 : default, AC coupling input.
DCIN_P : DC coupling input.
DCIN_N : DC coupling input.
L2 : default, passive DDC pass-through.
L3 : active DDC buffer with default threshold.
L4 : active DDC buffer without internal pull up resistor.
L5 : output pre-emphasis settings; Internal pull down at ~150k Ω , 3.3V I/O.
L6 : no pre-emphasis.
L7 : 1.6dB pre-emphasis.
L8 : 3.5dB pre-emphasis.
CFG : Configuration pin, 3.3V I/O, internal pull down at ~150k Ω , 3.3V I/O.
L9 : HDMI ID disable.
L10 : HDMI ID enable.
L11 : Receiver equalization settings; Internal pull down at ~150k Ω , 3.3V I/O.
L12 : programmable R_{EQ} for channel loss up to 6.5dB @ 3Gbps.
L13 : programmable R_{EQ} for channel loss up to 9.5dB @ 3Gbps.
L14 : programmable R_{EQ} for channel loss up to 3dB @ 3Gbps.
L15 : ISST : TMDS output swing adjustment; Internal pull down at ~150k Ω , 3.3V I/O.
L16 : default.
L17 : increase +13%.
L18 : reduce -13%.







PEGATRON		Title : LED_DB	
		Engineer: Raly_Hsieh	
Size B	Project Name CA	Rev 1.0	
Date: Sunday, December 22, 2013		Sheet	101 of 103

up side
Raly 11/21

Middle side
Raly 10/21


Down side
Raly 11/21



Vinafix.com



<Core Design>

PEGATRON			Title : TP_button
<OrgName>		Engineer: Raly_Hsieh	
Size B	Project Name CA10		Rev 1.0
Date: Sunday, December 22, 2013		Sheet 102 of 103	



Vinafix.com

change SW follow ME connector list
Raly 10/14



PEGATRON			Title : Power_BD	
BG1\HW Center			Engineer: Dean Wu	
Size A	Project Name CAFU			Rev 1.0
Date: Sunday, December 22, 2013		Sheet 103 of 103		